Abstract-The Line Hough Transform (LHT) is a robust and accurate line detection algorithm, useful for applications such as lane detection in Advanced Driver Assistance Systems. For real-time implementation, the LHT is demanding in terms of computation and memory, and hence Field Programmable Gate Arrays (FPGAs) are often deployed. However, many small FPGAs are incapable of implementing the LHT due to the large memory requirement of the Hough Parameter Space (HPS). This paper presents a memory-efficient architecture of the LHT named the Angular Regions -Line Hough Transform (AR-LHT). We present a suitable FPGA implementation of the AR-LHT and provide a performance and resource analysis after targeting a Xilinx xc7z010-1 device. Results demonstrate that, for an image of 1024x1024 pixels, approximately 48% less memory is used than the Standard LHT. The FPGA architecture is capable of processing a single image in 9.03ms.
I. INTRODUCTION
The Line Hough Transform (LHT) is a well known technique for detecting lines within digital images [1] , [2] . The LHT algorithm achieves line detection, using a simple local peak detection process in an associated Hough Parameter Space (HPS). In the HPS, the parameters of edge pixels, i.e. points in an image with sharp intensity changes, are treated as 'votes', and accumulated. The effect is to create local peaks in the HPS, corresponding to lines in the image. The algorithm is robust and can operate successfully in noisy images and when there are gaps in a line.
Major drawbacks of the LHT are its demands in terms of computation and memory. Previous work provides optimisations to reduce its complexity in software implementations; for instance, in [3] the gradient orientation is used to approximate the direction of lines. The Kernel Hough Transform [4] reduces votes by clustering pixels and limiting their votes to a small area of the HPS. Other schemes, such as the Random Hough Transform [5] , Probabilistic Hough Transform [6] , and Progressive Probabilistic Hough Transform [7] , use random sampling to reduce the number of voting edge pixels.
Hardware implementations, using Field Programmable Gate Arrays (FPGAs), have been investigated for their ability to accelerate the LHT through parallel processing. In [8] , the authors implemented a high-speed parallel FPGA architecture capable of processing a video frame of 1024x768 pixels in 5.4ms. In [9] , a low-latency LHT architecture for an image of 512x512 pixels is capable of applying the LHT in 1.07ms. A pipelined, shift-and-add architecture was described in [10] , capable of applying the LHT to an image of 1024x768 pixels, and accurately detecting lines in 15.59ms.
In each of these implementations, the memory consumption of the HPS was significant, making them unsuitable for small FPGAs. For example, in [9] the memory required to implement the LHT architecture is 3,317,760 bits. However, a Xilinx xc7z010-1 device is unable to host this architecture as it only contains 2,211,840 bits of dedicated FPGA memory.
The HPS can be optimised using the Adaptive Hough Transform [11] . However, this approach requires random memory access, for which an FPGA is not suited unless the candidate image is stored in on-chip memory. The authors in [12] achieved a memory-efficient HPS. We recognise that this work could be further improved in terms of memory utilisation.
In this paper, we present a novel algorithm for a memoryefficient HPS, based on a modified version of the algorithm presented in [12] , and its FPGA architecture. We demonstrate that our new method significantly reduces memory requirements compared to the Standard LHT [2] and other previously reported work, whilst maintaining the accuracy of detected lines and overall pixel throughput.
The remainder of this paper is organised as follows: Section II summarises the Standard LHT algorithm and memory requirements of the HPS, Section III presents the proposed method, Section IV describes the FPGA architecture and simulation results, Section V evaluates the hardware architecture and provides a comparison with previously published work, and the paper is concluded in Section VI.
II. THE LINE HOUGH TRANSFORM
The LHT operates on binary images obtained after applying edge detection operators such as Sobel, Prewitt or Canny to determine the collinearity of edge pixels and thus to detect lines [13] . Each edge pixel (y, x) has an associated magnitude of displacement ρ, and orientation of displacement θ, from the image origin. These are related by the equation
The HPS represents an accumulator array A(ρ, θ), that is pre-allocated in memory. The HPS is quantised with N θ and N ρ levels, chosen according to the applicable accuracy requirements and memory constraints. The edge pixels within the image are processed using (1) over a discrete range of θ values [0 : δ θ : θ max ], where δ θ is the discretisation step and θ max is the maximum value of θ. The resulting parameters form an address that applies a vote to the corresponding location in the HPS.
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After the voting process is complete, the HPS is examined for peaks. Parameter coordinates with a significant number of votes are identified, as these correspond to linear elements in the image. Reconstruction of the lines in the spatial image domain is carried out using the inverse function of (1).
A. HPS Memory Requirements
The memory requirements for the HPS using the Standard LHT can be easily calculated. For this calculation, and the remaining calculations in this paper, we assume the Standard LHT uses the Gradient method as in [3] . The HPS is restricted in size using the maximum displacement of a line ρ max . This is calculated for a W * H pixel image in (2) .
This restricts the displacement parameter ρ in the accumulator array to the range [−ρ max , ρ max ].
It is necessary for the HPS to store the votes for the longest line possible in the image, therefore the limit of the third dimension of the HPS ('votes') is set to the length of the image diagonal, 2ρ max . The equation to calculate the total number of bits required to store the HPS in memory is therefore
For example, the memory required by the HPS, for an image of 1024x1024 pixels, is 2,871,000 bits when N θ = 180 and N ρ = 2 ρ max . We will later use (3) to compare memory utilisation of the Standard LHT with our proposed method.
III. THE PROPOSED METHOD
In this section, we develop a memory-efficient design for the HPS, suitable for a small FPGA. We name this method the Angular Regions -Line Hough Transform (AR-LHT). The AR-LHT is based on a modified version of the algorithm presented in [12] , wherein the ρ axis on the HPS was reduced by partitioning the input image into subregions. Our innovation is to instead reduce the size of the HPS along the θ axis, recognising the potential to increase memory efficiency and reduce the complexity of the FPGA architecture.
The algorithm for the AR-LHT follows the procedure outlined in Figure 2 . Two memories are pre-allocated, one for the HPS to accumulate votes, and another known as a Region Bitmap (RBM). This follows the general method and terminology of [12] to maintain a record of the edge gradient orientation θ i , and displacement ρ i , for each vote. The remainder of this section details the AR-LHT and the functionality of each of the blocks shown in Figure 2 .
A. Calculating the Edge Gradient Orientation
The AR-LHT uses the edge gradient orientation θ G of the candidate image to approximate the direction of lines. This reduces the number of votes that are applied to the HPS by minimising the range over which θ operates.
θ G is calculated by initially finding the directional gradients of a greyscale image using the horizontal and vertical Sobel filters. These filters are applied to the image through convolution, deriving approximations for the horizontal and vertical gradients, G x and G y , for each pixel of the input image. This operation is normally carried out to derive edge pixels, produced by thresholding the gradient image G i.e.
The edge gradient orientation can be computed using
The value of θ G is brought into the limits of (1) by adding 180
• if θ G < 0. It can then be used in (1) as θ to calculate ρ.
B. Optimising the HPS
Peaks that are formed in the HPS are usually thinly dispersed throughout the array. We can use this knowledge to reduce the total number of addressable locations in the HPS.
The size of N θ is reduced by an integer factor R. Doing so results in an accumulator array that contains N ρ N θ /R addressable memory locations. The number of bits required to store this optimised HPS is given in (6) . Figure 3 provides a graph of the HPS for both the Standard LHT and the proposed method. Our investigations found that when R > 4 and N θ = 180, the extraction of peaks that correspond to lines in an image is no longer successful. Therefore R is limited to an integer in the range 1 < R ≤ 4.
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C. Calculating the Adjusted Orientation θ A
To obtain θ A , we first need to carry out the integer division θ G /K . This generates a positive integer that is used to indicate the number of times K should be subtracted from θ G to adjust it into the range [0, K − δ θ ]. The value of θ A can then be calculated as in (7).
D. Detecting Peaks using the Optimised HPS and RBM
The RBM is an array of size N θ xN ρ x1, that is initialised to zero before processing begins. The RBM is required to keep a record of θ G , and ρ, for all of the edge pixels that have been processed using (1). It achieves this by using (ρ, θ G ) as an index, and changing the value of that location to a binary '1'.
Upon processing an entire image, the RBM is used to crosscheck the parameters of peaks found in the optimised HPS, so that they are of the correct directional orientation.
For example, a peak may been found at the location (ρ, θ A ) in the optimised HPS. If a binary '1' is present in the RBM at that location, then the corresponding parameters are used to determine the position of a line in the original image. Additionally, the RBM must also be searched at intervals of K, for the same value of θ A , to determine if lines also exist in the other angular regions.
Due to noise pixels in the edge image, noise will also exist in the RBM and could produce incorrect results. A simple method of suppressing noise in the RBM is to filter it with a morphological opening [13] . This is a fast method of overcoming this problem and is suitable for FPGA implementation.
IV. IMPLEMENTATION
In our FPGA implementation, δ θ = 1
• , θ max = 179
• , and R = 4. An overview of the FPGA architecture for the proposed method can be seen in Figure 4 . The AR-LHT architecture has been highlighted inside the dashed box. Throughout the remainder of this section, we will focus primarily on the memory aspects of our hardware design. In particular, the architecture for the HPS and RBM memories.
The HPS memory uses 36Kb Block RAM (BRAM) tiles, configured as dual-port 2K memory. The memory has two modes of operation, Vote Accumulation and Read-out and Reset. During Vote Accumulation, port A of the BRAM is configured to read the HPS vote so that it may be incremented by 1. Port B writes the updated vote back to memory.
The RBM memory uses 36Kb BRAM tiles, configured as single-port 32K memory. The RBM memory has two modes. One for Reading Parameters and another for Read-out and Reset. During Reading Parameters the RBM sets applicable address locations defined by (ρ, θ G ) to a binary '1'.
When both memories are in Read-out and Reset mode, the RBM is filtered using a morphological opening while the HPS is thresholded for peaks. Both memories are then compared to cross-check line orientation. Since the HPS is R times smaller than the RBM, the HPS can be read from memory R times and compared to the filtered RBM over K intervals. On the final iteration, the HPS is reset.
The AR-LHT architecture was developed using Xilinx System Generator [15] . Simulations correctly produced Hough Parameters corresponding to lines in several test images. These were reconstructed and superimposed on the original images for inspection; two examples are shown in Figure 5 . The output images are similar to results produced using the Standard LHT. 
V. ANALYSIS OF RESULTS
The AR-LHT was synthesised and implemented using the Xilinx Vivado Design Suite for various image resolutions, and shown to achieve a clock frequency of 145MHz on a Xilinx xc7z010-1 device. The resources used by the AR-LHT algorithm, for an image of 1024x1024 pixels, were reported as shown in Table I . The AR-LHT algorithm uses no DSP slices, as the multiplications required in (1) are carried out in the FPGA logic fabric of the xc7z010-1 device. Additionally, very little of the xc7z010-1's slices are needed. The optimised HPS and RBM memories only require 66.67% of the FPGA's BRAM tiles, where they each use 32 and 8 of the BRAM tiles respectively. Table II provides the memory consumption, in bits, for each tested resolution and compares the memory requirements of the Standard LHT, calculated using (6) , for an image of 1024x1024 pixels. Table II also provides comparisons to other published FPGA implementations of the LHT, three of which targeted Altera devices. As Xilinx and Altera devices are not directly comparable for total resource cost, and as our work focuses on memory optimisation, we compare memory consumption and execution time.
The standard LHT requires 2,871,000 bits of memory for an image of 1024x1024 pixels. The xc7z010-1 device would be unsuitable for implementation as it only contains 2,211,840 bits of dedicated FPGA memory. However, it can apply the AR-LHT to the same image resolution due to its memoryefficient HPS. The AR-LHT requires 1,474,560 bits, saving 48.64% of memory when compared to the Standard LHT.
Ser and Siu [12] , developed an LHT algorithm for a reduced memory HPS. Their algorithm was applied to an image of 384x256 pixels and achieved 50% saving in memory as compared to the Standard LHT. However, our AR-LHT was able to save a further 16.26% more memory when compared with their implementation, while operating on the same image resolution.
Zhou et al. [9] achieved a low-latency LHT architecture for an image of 512x512 pixels, with high memory consumption. Our work, the AR-LHT, saves approximately 86% of memory for the same image size.
Chen et al. [14] implemented the HPS in off-chip memory, for an image of 512x512 pixels. By comparison, our AR-LHT saves approximately 68% of overall memory and adds the flexibility to cater for more than one image resolution. The execution time of this implementation would be dependant on the bandwidth and speed of the off-chip memory in use.
Guan et al. [8] reduced the memory requirements of the HPS by setting the discretisation step of θ to 2
• (δ θ = 2 • ). This has the effect of reducing the accuracy of line detection, unlike our work, which still achieves δ θ = 1
• . Even for unequal δ θ , the AR-LHT provides a memory saving of 14.03%.
Lu et al. [10] developed a shift-and-add LHT architecture with δ θ set to 0.8952
• . This increased the memory requirements of their HPS. Our approach, although less accurate (δ θ = 1
• ), achieves a memory saving of 55.92%.
VI. CONCLUSION This paper has presented the AR-LHT, a memory-efficient algorithm for the detection of lines in images. It was demonstrated that the memory consumption of the HPS could be optimised by exploiting the thin dispersion of peaks within it. Two separate, smaller memories (a reduced-size HPS, and a 1-bit RBM) were used in conjunction to substantially reduce memory utilisation compared to the Standard LHT. After voting was complete, the RBM was used to determine the true orientation of peaks in the optimised HPS. The incorporation of a morphological opening post-processing stage (applied to the RBM) was crucial in the success of the proposed method.
The AR-LHT algorithm was developed using Xilinx System Generator. Simulations were carried out on a set of test images. Results demonstrated that the output Hough Parameters correlated successfully with lines in the original test images. The hardware architecture was synthesised and implemented using Xilinx tools, resulting in very efficient memory consumption in comparison to similar work. An image of 1024x1024 pixels was found to save 48.64% of memory compared to the Standard LHT. The FPGA architecture was capable of operating at 145MHz, and can process the image in 9.03ms.
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